PSpice schematic editor , shows that the bias are consistent with our calculation . The collector current of Q1 and Q3 are very close to 0 .199mA which is as calculated at VOFF of 0 .771V . Figure 12 Increase V8 to 1V pkpk The resulting waveform is shown in Figure 13 . The distortion is due to the fact that current are being clipped off when the transistor crosses the on to off state . When Q1 turns off , it cannot swing any further...
assignment ~
figure ~
electronics ~
voff ~
vsin ~
pespice ~
creating file ~
simulation setup ~
start simulation
SUBJECTS
